LAPCAM, Linear Array of Processors Using Content-Addressable Memories: A New Design of Machine Vision for Parallel Image Computations
نویسندگان
چکیده
T h s work presents a CAM-based design for a linear array of processors. Called LAPCAM, the simcance of this architecture is, in particular, that it provides the Multi-Mode Access (MMA) memories such as FIFO, RAM. normal CAM. and interactive CAM modes. In this paper. we present the organization of the LAPCAM and we demonstrate the ability to solve global image problems in processor-time optimal performance. For this purpose, connected component labeling, area and perimeter determination take O(n) time, for an n x n image, with a very small multiplicative constant factor. In this paper we also compare the performance of various architectures and discuss other intermediate-level vision algorithms.
منابع مشابه
A new concept of a mono-dimensional SIMD/MIMD parallel architecture based in a content addressable memory
A new concept of parallel architecture for image processing is presented in this paper. Named LAPMAM (Linear array processors with Multi-mode Access Memory), this architecture, for a 512 x 512 image, has 512 processors and four memory planes each of 5122 memory modules. One important characteristic of this architecture is its memories modules that allow different access modes: RAM, FIFO, normal...
متن کاملNew Formulation and Solution in PCB Assembly Systems with Parallel Batch processors
This paper considers the scheduling problem of parallel batch processing machines with non-identical job size and processing time. In this paper, a new mathematical model with ready time and batch size constraints is presented to formulate the problem mathematically, in which simultaneous reduction of the makespan and earliness-tardiness is the objective function. In recent years, the nature-in...
متن کاملField Programmable Gate Array–based Implementation of an Improved Algorithm for Objects Distance Measurement (TECHNICAL NOTE)
In this work, the design of a low-cost, field programmable gate array (FPGA)-based digital hardware platform that implements image processing algorithms for real-time distance measurement is presented. Using embedded development kit (EDK) tools from Xilinx, the system is developed on a spartan3 / xc3s400, one of the common and low cost field programmable gate arrays from the Xilinx Spartan fami...
متن کاملProgrammable Active Memories: the Coming of Age
Programmable Active Memories (PAM) are a novel form of universal hardware co-processor. Based on Field-Programmable Gate Array (FPGA) technology, a PAM is a virtual machine, controlled by a standard microprocessor, which can be dynamically configured into a large number of application-specific circuits. PAMs offer a new mixture of hardware performance and software versatility. We review the imp...
متن کاملArchitectures for focal plane image processing
Architectures for focal plane image processing are discussed. On-chip image preprocessing for solid-state imagers using analog CCD circuits is described for low, medium, and high density detector arrays. A spatially parallel architecture for low density, high throughput applica tions is described. For sparse illumination or event detection, a content· addressable architecture is proposed. A ne...
متن کامل